Radio-Frequency Circuits Integration Using CMOS SOI 0.25μm Technology
نویسندگان
چکیده
Interest in SOI technology has been increased due to recent progress in modeling parasitic effects needed for analog IC design. In this paper a brief overview of the SOI technology is done. A user compiled model built for ADS is then described before the analysis of 2 RF designs: a wideband Low Noise Amplifier (300MHz-900MHz with more than 10dB gain and 5dBm IIP3) and an antenna switch (with 0.5dB insertion loss and more than 50dB isolation) on the same bandwidth.
منابع مشابه
Soi Vs Cmos for Analog Circuit
This paper reviews the basic circuit issues of silicon-on-insulator (SOI) technology for metal-oxide-semiconductor (CMOS) circuits. The superior features of SOI in low power, high speed, high device density and the effect of floating body particularly in partial depletion (PD) SOI device are addressed. Analog and RF circuits are considered and their performances are compared with those reported...
متن کاملSOI technology for the GHz era
Silicon-on-insulator (SOI) CMOS offers a 20–35% performance gain over bulk CMOS. High-performance microprocessors using SOI CMOS have been commercially available since 1998. As the technology moves to the 0.13m generation, SOI is being used by more companies, and its application is spreading to lower-end microprocessors and SRAMs. In this paper, after giving a short history of SOI in IBM, we de...
متن کاملOutput-Conductance Transition-Free Method for Improving Radio-Frequency Linearity of SOI MOSFET Circuits
In this article, a novel concept is introduced to improve the radio frequency (RF) linearity of partially-depleted (PD) silicon-on-insulator (SOI) MOSFET circuits. The transition due to the non-zero body resistance (RBody) in output conductance of PD SOI devices leads to linearity degradation. A relation for RBody is defined to eliminate the transition and a method to obtain transition-free c...
متن کاملA low-power low-noise amplifier in 0.35µm SOI CMOS technology
A low-power 435-MHz single-ended low-noise amplifier was implemented in a 0.35-μm silicon on insulator (SOI) CMOS technology. The SOI CMOS LNA has a simulated noise figure of 0.6 dB, input 1-dB compression point of –12.5 dBm, input thirdorder intercept point of –5 dBm, and small-signal gain of 22 dB. Total power dissipation is 10 mW from a 2.5-V supply. LNA chip area is 1.4 mm x 0.58 mm. Due to...
متن کاملThe design of CMOS cellular transceiver front-ends
The research of the last ten years has resulted in the attempts towards single chip CMOS RF circuits for Bluetooth, ISM and DECT applications. An overvieuw of the use of CMOS for low-cost integration of a high-end cellular RF transceiver front-end is presented. Some fundamental pitfalls and limitations of RF CMOS are discussed. To circumvent these obstacles the choice of transceiver architectur...
متن کامل